qcmadness

http://www.anandtech.com/show/38 ... s-at-hot-chips-2010
http://www.tomshardware.com/reviews/bulldozer-bobcat-hot-chips,2724.html

Each scheduler has four ports that feed a pair of ALUs and a pair of AGUs. This is down one ALU/AGU from Phenom II (it had 3 ALUs and 3 AGUs respectively and could do any mix of 3). AMD insists that the 3rd address generation unit wasn’t necessary in Phenom II and was only kept around for symmetry with the ALUs and to avoid redesigning that part of the chip - the integer execution core is something AMD has kept around since the K8. The 3rd ALU does have some performance benefits, and AMD canned it to reduce die size, but AMD mentioned that the 4-wide front end, fusion and other enhancements more than make up for this reduction. In other words, while there’s fewer single thread integer execution resources in Bulldozer than Phenom II, single threaded integer performance should still be higher.

呢個係最擔心既事

dom

WTH AMD have done !!?
WTH ?!

qcmadness

Low IPC
High Latency

Netburst route?

dom

That doesn't sound good

qcmadness

http://www.realworldtech.com/pag ... 82610181333&p=1

Good read.