引用:
原帖由 qcmadness 於 2012-4-15 22:25 發表
用同1個ISA model先最有效率, 唔駛software intercept仲好
當你 CPU 同 GPU share the same ISA,咪即係
8 Big Cores 跑 8 Threads,Speedy Core (3+ Ghz).
32 Small Cores 跑 1280 條 threads,Slow cores (~1 Ghz).
點樣整成 32 Small Cores in 8 Big Cores and Big Cores offload all vector instructions to small cores?
你自己諗下啦,基於 modern CPU architecture 既 acknowledge 再畫下線都解唔通啦。