打印

[硬件] 打 Review

打 Review

Sempron History 都夠打死人

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:03:
Sempron History 都夠打死人
post去邊?

TOP

引用:
Originally posted by qcmadness at 2005-12-25 17:03:


post去邊?
Of coz eTech, 特允吹水部屋有轉載權只限我寫既

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:04:

Of coz eTech, 特允吹水部屋有轉載權只限我寫既

TOP

死...前排先睇完 K7 同 K8 有咩分別, 唔記得晒添

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:05:
死...前排先睇完 K7 同 K8 有咩分別, 唔記得晒添
FSB => HTT
SOI
Int. Mem. Controller
64-bit extension

TOP

引用:
Originally posted by qcmadness at 2005-12-25 17:06:


FSB => HTT
SOI
Int. Mem. Controller
64-bit extension
仲有架

K7 理論上係可以有 8M L2 Cache ( chisin )
K8 理論上會減到去 1M L2 Cache, 所以我地永遠都唔會見到有 K8 CPU 擁有 2M L2 Cache, 如果要再加 Cache, AMD 會加 L3 Cache

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:09:

仲有架

K7 理論上係可以有 8M L2 Cache ( chisin )
K8 理論上會減到去 1M L2 Cache, 所以我地永遠都唔會見到有 K8 CPU 擁有 2M L2 Cache, 如果要再加 Cache, AMD 會加 L3 Cache
L3

TOP

其實 HTT 有咩好?

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:09:

仲有架

K7 理論上係可以有 8M L2 Cache ( chisin )
K8 理論上會減到去 1M L2 Cache, 所以我地永遠都唔會見到有 K8 CPU 擁有 2M L2 Cache, 如果要再加 Cache, AMD 會加 L3 Cache
呢個反而唔重要.....

TOP

引用:
Originally posted by 真.飛鳥 at 2005-12-25 17:10:

L3
睇見 K7 咁既樣, 你唔係 expect 真係會有 L3 Cache 既 K8 出現嘛

TOP

引用:
Originally posted by qcmadness at 2005-12-25 17:11:


呢個反而唔重要.....
所以我唔會寫落去, 知道就算

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:10:
其實 HTT 有咩好?
Direct point to point (serial) transfer:
=> low cost
=> open architecture (nf2 uses HTT for nb / sb transfer)
=> multi-processor advantage (opteron beats xeon)

TOP

引用:
Originally posted by BeleBala at 2005-12-25 17:11:

睇見 K7 咁既樣, 你唔係 expect 真係會有 L3 Cache 既 K8 出現嘛
不過平民用 cpu 好似仲未有含 L3 ge CPU 喎

TOP

引用:
Originally posted by 真.飛鳥 at 2005-12-25 17:13:

不過平民用 cpu 好似仲未有含 L3 ge CPU 喎


P$XE

TOP